


| Scope      |            |                |
|------------|------------|----------------|
| Name       | Design...  | Block Type     |
| tb_full_ad | tb_full_ad | Verilog Module |
| uut        | full_adder | Verilog Module |
| gbl        | gbl        | Verilog Module |

| Objec |       |           |
|-------|-------|-----------|
| Name  | Value | Data T... |
| A     | 1     | Logic     |
| B     | 1     | Logic     |
| Cin   | 1     | Logic     |
| Sum   | 1     | Logic     |
| Cout  | 1     | Logic     |



Tcl Console

Messages

Log

Reports

Design Runs

Q

⏏

⏏

⏏

⏏

⏏

⏏

# }

# }

# run 1000ns

Time=0 | A=0 B=0 Cin=0 | Sum=0 Cout=0

Time=10000 | A=0 B=0 Cin=1 | Sum=1 Cout=0

Time=20000 | A=0 B=1 Cin=0 | Sum=1 Cout=0

Time=30000 | A=0 B=1 Cin=1 | Sum=0 Cout=1

Time=40000 | A=1 B=0 Cin=0 | Sum=1 Cout=0

Time=50000 | A=1 B=0 Cin=1 | Sum=0 Cout=1

Time=60000 | A=1 B=1 Cin=0 | Sum=0 Cout=1

Time=70000 | A=1 B=1 Cin=1 | Sum=1 Cout=1

\$finish called at time : 80 ns : File "C:/Users/Asus/Full\_Adder/Full\_Adder.srcs/sim\_1/new/tb\_full\_adder.v" Line 53

xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1118.387 ; gain = 0.000

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb\_full\_adder\_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

launch\_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.387 ; gain = 0.000

launch\_runs synth\_1 -jobs 6

[Fri Jun 19 21:25:44 2026] Launched synth\_1...

Run output will be captured here: C:/Users/Asus/Full\_Adder/Full\_Adder.runs/synth\_1/runme.log

open\_run synth\_1 -name synth\_1

Design is defaulting to impl run constrset: constrs\_1

Design is defaulting to synth run part: xc7z010iclg225-1L

INFO: [Device 21-403] Loading part xc7z010iclg225-1L

<

